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Abstract
Ge nanocrystals (Ge-NCs) embedded in SiN dielectrics with HfO2/SiO2 stack tunnel dielectrics were synthesized by
utilizing low-energy (≤5 keV) ion implantation method followed by conventional thermal annealing at 800°C, the
key variable being Ge
+ ion implantation energy. Two different energies (3 and 5 keV) have been chosen for the
evolution of Ge-NCs, which have been found to possess significant changes in structural and chemical properties
of the Ge
+-implanted dielectric films, and well reflected in the charge storage properties of the Al/SiN/Ge-NC +
SiN/HfO2/SiO2/Si metal-insulator-semiconductor (MIS) memory structures. No Ge-NC was detected with a lower
implantation energy of 3 keV at a dose of 1.5 × 10
16 cm
-2, whereas a well-defined 2D-array of nearly spherical and
well-separated Ge-NCs within the SiN matrix was observed for the higher-energy-implanted (5 keV) sample for the
same implanted dose. The MIS memory structures implanted with 5 keV exhibits better charge storage and
retention characteristics compared to the low-energy-implanted sample, indicating that the charge storage is
predominantly in Ge-NCs in the memory capacitor. A significant memory window of 3.95 V has been observed
under the low operating voltage of ± 6 V with good retention properties, indicating the feasibility of these stack
structures for low operating voltage, non-volatile memory devices.
Introduction
During the last decade, non-volatile memory (NVM)
structures consisting of semiconductor nanocrystals
(NCs), in particular, Si and Ge-NCs, embedded in a
dielectric matrix have drawn considerable attraction
because of their high endurance, low operating voltage,
reduced lateral discharge path, low power consump-
tion, larger retention, and faster operation [1-5]. Com-
p a r e dt oS i - N C ,u t i l i z a t i o no fG e - N Ca st h ef l o a t i n g
gate material can give rise to enhanced device perfor-
mance because of its smaller band gap, which provides
both a higher confinement barrier for retention mode
and a lower barrier for program/erase mode [4,5].
Quantum confinement effects should also be higher in
Ge than in Si because of its smaller electron and hole
effective masses, higher dielectric constant, and larger
excitonic Bohr radius [6,7]. In recent studies, high-k
gate dielectrics replaced the conventional SiO2 dielec-
tric to be used as tunnel and control oxides in NVMs,
which allows for a thinner equivalent oxide thickness
without sacrificing the non-volatility [8-12]. Further-
more, the thicker physical thickness of the high-k
dielectrics ensures good retention characteristics, while
due to unique band asymmetry with Si, their lower
electron barrier height allows for a larger tunneling
current at low control gate voltage when the device
operates in the programming regime [10,12]. However,
the trade-off between program/erase efficiency and
data retention remains an important issue. One of the
promising ways to improve the trade-off is to use an
asymmetric tunnel barrier, which typically consists of
double-stack insulating layers having different band-
gap energies [13-15]. In previous studies, Wang and
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layers and successfully fabricated uniform Ge-NCS
with improved charge storage effect using electron-
beam evaporation method. However, they have
employed relatively thicker dielectric films for the evo-
lution of Ge-NCs. In the present investigation, low-
energy ion implantation method, which is fully compa-
tible with the mainstream CMOS technology, has been
employed for the formation of Ge-NCs in SiN matrix
with thinner HfO2/SiO2 stack tunnel layers. In addi-
tion, taking advantage of the excellent diffusion barrier
properties of Si3N4 [17], well-defined Ge-NCs are
expected to be formed in the top nitride layer without
any significant diffusion of Ge toward Si/tunnel oxide
i n t e r f a c ea n d / o rt ot h es u r f a c eo fc o n t r o ll a y e rb ys u i -
tably varying the implantation parameters and anneal-
ing condition. The dependence of implantation energy
for the formation and evolution of Ge-NCs in these
stack structures were studied further.
Experimental details
Before ion implantation, 1.2 nm of SiO2 was thermally
grown on p-type Si (100) substrates (resistivity 1-10 Ω
cm). Subsequently, 4.7 nm of HfO2 were deposited by
metal organic chemical vapor deposition technique. The
top SiN layer with a thickness of about 12 nm was then
deposited with electron cyclotron resonance plasma-
enhanced chemical vapor deposition method under a
flow of SiH4 and N2 (instead of NH3) to minimize the H
content in the films. Ion implantation in these stack
layers were carried out with
74Ge
+ ions using GeH4 gas
source for the extraction of Ge. The Ge
+ ion implanta-
tion was carried out at two different energies of 3 and 5
keV, while the dose was kept constant at 1.5 × 10
16 cm
-2.
These two sets of samples implanted at 3 and 5 keV are
denoted as A3 and A5, respectively. The post-implanted
samples were subjected to conventional furnace anneal-
ing at 800°C in highly pure dry N2 for 30 min for the evo-
lution of Ge-NCs. For reference, some SiN/HfO2/SiO2
stack layers were treated under the same annealing con-
dition without any Ge
+ implantation and were defined as
the control sample. The formation and evolution of Ge-
NCs have been investigated using high-resolution elec-
tron microscopy (HREM) on cross-sectional specimens.
Cross sectional samples were prepared by mechanical
polishing and ion milling using the standard procedure.
HREM images were taken using a field emission TEM
(FEI Tecnai™ F20 operating at 200 kV) equipped with a
spherical aberration corrector. Metal-insulator-semicon-
ductor (MIS) memory capacitor structures were fabri-
cated from the samples by evaporating Al electrodes
with 0.8-mm diameter with a shadow mask and Al rear-
side contact after scratching the back surface. Capaci-
tance-voltage (C-V) and conductance-voltage (G-V)
measurements were carried out using HP4192A
impdance analyzer through a LABVIEW interface.
Results and discussion
Cross-sectional HREM images of the post-implanted
annealed samples A3 and A5 are shown in Figure 1a,b,
respectively. As evident from Figure 1a, no Ge-NC was
observed for sample A3. The SiN layer underwent a
swelling of about 4 nm, whereas the thickness of the
underlying HfO2 and SiO2 layers remain almost the
same as in the as-deposited sample. In contrast, HREM
image of sample A5 (Figure 2b) shows the existence of a
Ge-NC with clear lattice fringes with a separation of
0.327 nm, which matches well with the Ge (111) inter
planar distance in the diamond structure. Nearly spheri-
cal-shaped Ge-NCs with an average size of about
3.5 nm were clearly observed in the SiN matrix at a dis-
tance of about 5.6 nm from SiN/HfO2 interface. The
total SiN thickness (with embedded Ge-NCs) is
15.7 nm, indicating significant swelling of this layer (3.7
nm) as a result of ion implantation and annealing.
There is no significant increase of the HfO2 thickness
while the interfacial SiO2 (IL) layer increases from 1.2 to
1.9 nm as a result of implantation and annealing. This
swelling could be attributed to the Si substrate oxida-
tion. This phenomenon has already been observed for
ion-implanted thin layers and has been attributed to
penetration of H2Of r o mt h ea m b i e n tt h r o u g ht h e
highly damaged layers [18]. It is noteworthy that the
total SiN thickness of both samples after post-implanta-
tion thermal annealing is comparable, indicating the
weak dependence of swelling effect on implantation
energy [19]. As discussed before, for low implantation
energies, swelling effect is predominantly dependent on
implantation dose rather than implantation energy
[19,20].
Figure 2a shows the typical high-frequency (500 kHz)
C-V curves of samples A3, A5, and the control sample.
The control sample without any Ge-NC shows a typical
high-frequency C-V curve with negligible hysteresis
(0.08 V). The extremely low hysteresis, along with a
sharp transition from accumulation and depletion
demonstrates the high quality of interfacial as well as
bulk properties of these stack layers. In contrast, signifi-
cant counter-clockwise hysteresis loops are present in
the post-implanted annealed samples (A3 and A5), indi-
cating charge trapping in the capacitors. The counter-
clockwise nature of C-V curves is generally attributed to
charge storage through substrate injection mechanism
[21]. When a positive bias voltage is applied, electrons
are being injected from the inversion layer of the Si sub-
strate into the gate dielectric matrix. When a negative
voltage is applied, electrons are ejected back into the Si
substrate (equivalent to hole injection from the deep
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of the C-V curve toward negative voltages [21,22]. In
general, the hysteresis phenomena observed for NCs-
embedded MOS structures may be introduced by the
mixed effect of injected charges stored in the NC-related
traps (traps inside NCs and traps at NC/dielectric inter-
face), essential trap charges existing in the dielectric
matrix, or the interface states between the dielectric and
Si substrate [8]. When the interface states dominate, the
shape of the C-V curves will be smeared out. In this
study, no smearing-out effect was observed for the
memory structures with or without Ge-NCs, and the
C-V curves show a sharp transition from accumulation
to inversion, indicating a low density of interface states
in the samples of this study. Indeed, Ge-NCs are
expected to act as predominant charge traps and to pro-
duce significant hysteresis, as previously reported [23].
This is consistent with the fact that the largest hysteresis
loop is observed for sample A5, which has clearly
defined Ge-NCs, while reduced hysteresis has been
observed for sample A3, where no obvious Ge-NC was
observed. However, the observed memory window for
sample A3 can be attributed to charge trapping in Ge-
related defect states within the SiN dielectrics. In addi-
tion, the lateral charge loss in this sample cannot be
ignored because of the absence of discrete charge
Figure 1 Cross-sectional HREM images of Ge
+-implanted SiN/HfO2/SiO2 stack layers. Cross-sectional HREM images of Ge
+-implanted SiN
layers with HfO2/SiO2 stack tunnel dielectrics at two different energies (a) 3 keV, and (b) 5 kev, with dose of 1.5 × 10
16 cm
-2, followed by a
post-implantation thermal annealing at 800°C in N2. In the images, the surface of SiN layer is indicated by a white line.
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charge storage with a smaller memory window. Figure
2b exhibits the variation of hysteresis memory window
due to increasing the sweep voltage from ± 2 to ± 8 V.
A maximum memory window of 0.74 and 4.53 V are
obtained at a sweep voltage of ± 7 V for sample A3 and
A5, respectively. The magnitude of trapped charge den-
sity can be estimated using the relation [24]
NV C q A charge fb ox =× Δ /,
where ΔVfb is the measured flat-band shift, Cox is the
total oxide capacitance, q is the electronic charge, and A
is the top contact area. The trap charge density was esti-
mated to be 5.7 × 10
12 cm
-2 (sample A5) and 0.78 ×
10
12 cm
-2 (sample A3) at a sweeping voltage of ± 7 V,
indicating that the significant charge storage in sample
A5 is predominantly due to Ge-NCs. It is interesting to
note that the C-V c u r v eo fs a m p l eA 3s h o w sas i g n i f i -
cant positive shift compared to the control sample, indi-
cating the existence of fixed negative charges in the
dielectrics. It is speculated that sample A3 contains a
significant amount of GeOx-type network. These dan-
gling bond structures can then capture electrons and
become negatively charged, thereby causing a positive
shift of the C-V curves of sample A3. Similar observa-
tions have been reported for Ge-NCs embedded in a
SiO2 matrix [23].
For a better understanding of the results, frequency-
dependent C-V and G-V measurements were further
carried out in the frequency range of 10-500 kHz. This
is to ascertain that most of the charging effect originated
mainly from Ge-NCs and/or Ge-NCs-related traps with
minimal influence from interface traps, which typically
lead to frequency dispersion in C-V and G-V character-
istics. For this purpose, G-V measurement is considered
to be a more sensitive approach than C-V measurement
technique and provides the dynamic information related
to trap density [25-27]. In fact, conductance is directly
related to the energy loss in response to the applied AC
signal during the capture and emission of charge car-
riers by interface states. Frequency-dependent C-V and
G/w-V curves for sample A3 and A5 are shown in
Figure 3a,b, respectively. In both cases, no distortion in
C-V characteristics due to slow traps and/or large sur-
face density (flat step) was observed in the samples
under study with a change in frequency. It was noticed
that the full-width-at-half-maximum (FWHM) of the
conductance peak is small and almost constant in the
frequency range of 10-500 kHz, indicating that the hys-
teresis and conductance peak are of the same origin
[28]. It is a well-known fact that a conductance peak
with large FWHM values can be attributed to the pre-
sence of a considerable amount of interface states. It is
interesting to note that both C-V and G/w-V curves of
sample A3 shift toward more positive bias with decreas-
ing frequency, and the shift is more prominent in the
low-frequency region (<50 kHz). The shift is marked by
minimal frequency dispersion in accumulation (less than
2%), capacitance indicating minimal influence of series
resistance, and dielectric constant variation with altering
the measurement frequency. From Figure 4, it is
Figure 2 C-V characteristics of Ge
+-implanted and subsequently annealed SiN/HfO2/SiO2 stack layers. (a) High-frequency (500 kHz) C-V
characteristics of Al/SiN/HfO2/SiO2/Si MIS structures with Ge-NCs embedded in the SiN layer with HfO2/SiO2 stack tunnel dielectrics stack layer
implanted at two different energies of 3 and 5 keV, along with the control sample, (b) variation of memory window (calculated from flat-band
shifts) as a function of absolute sweep voltage.
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stored charge were obtained in sample A3 irrespective
of the measurement frequency. Hence, the capacitance
shift can be attributed to the presence of fast traps and/
or border traps (near-interfacial traps), which can have a
rapid communication with the underlying Si-substrate
[29]. The G/w-V curves shift in accordance with the C-
V curves. It was observed that G/w-V curves of sample
A3 exhibit broader and larger peaks near flat-band vol-
tage than those of sample A5, indicating higher energy
loss during charge exchange.
In the investigation of this study, an implantation
energy of 5 keV seems to be the optimum parameter for
a particular dose of 1.5 × 10
16 cm
-2 and SiN/HfO2/SiO2
stack for the evolution of Ge-NCs and obtaining signifi-
cant memory properties. In this regard, sample A5 has
been chosen for charge retention measurement to have
a better insight for its utility in low power-consuming
NVM devices. Figure 5 shows the charge retention char-
acteristics of sample A5 by stressing the samples with
voltage pulses of ± 6 V (positive for electron charging
and negative for hole charging) for 3s. The retention
curves exhibit a logarithmic dependence on the waiting
time. A faster charge loss rate was observed after apply-
ing a positive stress, indicating higher electron loss rate
d u et ot h eh i g h e rc o n d u c t a n c eb a n de d g eo fG e - N C s
[30]. A significant memory window of 2.36 V has been
achieved through a waiting time of 10
4 s with a possible
trend of stabilization indicating charge confinement in
Ge-NCs. With further extrapolation of the retention
curves, a memory window of 1.06 V has been estimated
after a waiting time of 10 years. This enhanced charge
retention should be attributed to charge confinement in
Ge-NCs, immunity of Ge-NCs to local defects in the
dielectric, and interface traps.
Conclusions
In summary, we have conducted a comparative investiga-
tion of Ge
+ ion implantation energy-dependent memory
effects in SiN dielectric layers with HfO2/SiO2 asymmetric
Figure 3 (Color online) Frequency dependent C-V and G-V characteristics. Frequency-dependent C-V and G-V characteristics of Al/SiN/HfO2/
SiO2/Si MIS structures with Ge
+ implanted at two different energies (a) 3 keV (sample A3) and (b) 5 keV (sample A5) taken in the frequency
range of 10-500 kHz.
Sahu et al. Nanoscale Research Letters 2011, 6:177
http://www.nanoscalereslett.com/content/6/1/177
Page 5 of 7tunnel barriers at a constant implantation dose of 1.5 ×
10
16 cm
-2, and subsequent thermal annealing at 800°C in
N2. For the lower Ge
+ implantation energy of 3 keV, no
Ge-NC was observed in the stack structures, and the
resultant MIS structure exhibited a small memory window
of 0.74 V, which is attributed to a net negative charge sto-
rage in GeOx-dangling bonds. In contrast, for the higher
Ge
+ implantation energy of 5 keV, nearly spherical and
well-isolated Ge-NCs with an average size of 3.5 nm were
self-assembled within the top Si3N4 layer at a distance of
5 . 6n mf r o mS i N / H f O 2 interface. A significant memory
window of 3.95 V has been achieved over a small voltage
sweep range (≤6 V). Frequency-dependent C-V and G-V
curves indicate negligible contribution from interfacial
defects toward the charge storage capability. An extrapo-
lated memory window of about 1.06 V is achievable for a
waiting time of 10 years due to the charge confinement in
Ge-NCs, indicating the utility of these Al/SiN/Ge-NC +
SiN/HfO2/SiO2/Si stack structures for low operating vol-
tage NVM devices.
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